Regviz

Silicon Labs /MGM240PB32VNN /FRC_S /SNIFFCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SNIFFCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/FRC_S/SNIFFCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (OFF)SNIFFMODE 0 (EIGHT)SNIFFBITS 0 (SNIFFRXDATA)SNIFFRXDATA 0 (SNIFFTXDATA)SNIFFTXDATA 0 (SNIFFRSSI)SNIFFRSSI 0 (SNIFFSTATE)SNIFFSTATE 0 (SNIFFAUXDATA)SNIFFAUXDATA 0SNIFFBR0 (SNIFFSYNCWORD)SNIFFSYNCWORD

SNIFFBITS=EIGHT, SNIFFMODE=OFF

Description

No Description

Fields

SNIFFMODE

Data Sniff Mode

0 (OFF): FRC Packet Sniffer mode is disabled

1 (UART): UART encoded data is transmitted on the DOUT pin.

2 (SPI): SPI data is transmitted on the DOUT pin and a data clock is output to the DCLK pin.
SNIFFBITS

Data sniff data bits

0 (EIGHT): Each sniffer output word contains 8 data bits

1 (NINE): Each sniffer output word contains 9 data bits
SNIFFRXDATA

Enable sniffing of received data.
SNIFFTXDATA

Enable sniffing of transmitted data.
SNIFFRSSI

Enable sniffing of RSSI
SNIFFSTATE

Enable sniffing of state information
SNIFFAUXDATA

Enable sniffing of auxiliary data
SNIFFBR

Sniffer baudrate setting
SNIFFSYNCWORD

Sniffer baudrate setting

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data